A Three-phase Thirteen-level Voltage Source Inverter with Inherent Gain

Sapana Sharma¹, Vijay Patil², Yuvraj Parkale³, Shailendrakumar Mukane⁴,

1,2,3,4Department of Electronics and Telecommunication Engineering, SVPM's College of Engineering, Malegaon Bk, Savitribai Phule Pune University, Pune, Maharashtra, India.

Abstract

Switched Capacitor Multilevel Inverters (SCMLIs) provide advantages such as integrated voltage boosting capability; and easy voltage balancing of capacitors. However, many existing SCMLI designs are primarily intended for single-phase applications, necessitating three separate DC sources for three-phase applications. This work introduces a novel SCMLI capable of generating seven voltage levels at each pole, including positive, negative, and zero levels, and thirteen levels in the line voltage. Significantly, the proposed inverter requires only a single input DC source for three-phase operation. In order to validate the proposed SCMLI topology, both simulation and experimental results are presented.

Keywords: Multilevel inverter; Switched capacitors; Voltage boosting; Self balanced capacitors

1. Background

Since their origin in the 1970s, multilevel inverters (MLIs) are being used in areas which require high quality DCto-AC conversion, such as: adjustable speed drives, photovoltaic power generation systems, electric vehicles etc. [1-3]. Stepped waveform synthesized by MLIs exhibit much better harmonic profile as against the two-level inverters, thereby greatly reducing the filtering requirements. In addition, the dv/dt stress imposed by a multilevel AC waveform is much lower than a 2-level waveform. MLI linkage structure generally permit low-voltage power switch use. These advantages are also propelling the diversification of MLIs to applications such as high-powerdensity apparatus [4], contactless power transfer [5] and high voltage DC transmission [6]. These applications, however, are mainly dominated by the conventional topologies of MLIs, viz. diode-clamped, cascaded H-bridge, flying capacitors, modular multilevel converters, as well as active neutral point clamped topologies [7]. These topologies typically necessitate an increased quantity of devices when synthesizing a waveform with several levels. Additionally, these conventional MLIs exhibit a unity voltage-gain, with no inherent voltage boosting. Such inherent voltage boosting is of great importance in applications where the input DC power sources of lowvoltage are involved. Photovoltaic panels used in renewable systems are such example [8]. This has led to an evolution of a novel category of MLIs, known as 'switched capacitors based multilevel inverters' or 'SCMLIs' [9]. In these topologies, the switched capacitors (SCs) principle is employed wherein certain switching combination(s) are such that input DC source are in parallel with capacitor, thereby charging it approximately to the input source voltage. Thereafter, when connected to the load during other switching combination(s), capacitor and DC source series combination has been there. With such mechanism, the switched capacitors not only stepup the voltage, but they also add levels to the output multilevel waveform. Self-balancing these capacitors has been another significant SCMLIs application because it greatly reduces the requirement of additional circuitry for voltage regulation (moreover a intricate control methodology thereof).

In view of the aforementioned advantages of SCMLIs, numerous novel topologies have been proposed [8]. These works, however, are mainly focused on the development of single-phase SCMLI structures. The SCMLI proposed in [10] aims at reduction of device count and total-blocking-voltage, but requires numerous DC sources which have been needed as electrically isolated. SCMLI voltage gain presented in [11] is very high, but it requires high

voltage power switches. The SCMLI proposed in [12] has a high component count. Many of the recently proposed SCMLI structures use multilevel switched capacitors based DC-to-DC conversion stage as the front end and thereafter an H-bridge is connected so as to synthesize a bipolar multilevel waveform. Topologies presented in [12-14] are examples of such structures with generalized formulations. The SCMLI topologies proposed in [15] and [16] use voltage doubling based on the SC principle as the front end, in conjunction with an H-bridge, whereas an SC based voltage tripling unit is utilized in the topology proposed in [17]. Other approaches to synthesize SC based stepped-up voltages as inputs to H-bridge are proposed in [18] and [19], wherein respective front-ends employ cross-switched and bridge modular units. A few topologies, such as those discussed in [20-23], use two half-bridges with SC-based unit inserted in-between. In H-bridge configuration, all 4switches of H-bridge must withstand for blocking one voltage identical to output AC multilevel waveform's peak value, while only two switches experience such large voltages in the latter approach involving two half-bridges. In both these approaches, however, extension of these topologies to their respective three-phase version is extremely difficult [24]. Such direct extension to three-phase would require electrically isolated input DC sources for each leg; moreover quantity of power switches would be significantly high. Even when these topologies are reconstructed with for three-phase application, it would entail a development of new modulation schemes, analysis and design approach [24].

In the research work presented here, a new SCMLI has been conceptualized which can synthesize three-phase stepped-up AC voltages using only one input SC source. The output AC voltage waveform comprises 7levels in all phases & 13 levels in the line voltages. Since the switched capacitors principle is employed, all the capacitors are automatically balanced, without requiring sensors for this purpose. The proposed topology offer both phase-as well as line-redundancies using which a comprehensive fault-tolerant operation can be realized. The topology and it's working described in section II. A modulation procedure has been described in section III, while design parameters are discussed in section IV. Simulation and experimental outputs of proposed inverter have been stated in section V. Also, in section VI, suggested topology has been compared to other SCMLIs. Conclusion is given in section VII.

2. Details of the Proposed Multilevel Inverter

2.1. Power Circuit

The proposed SCMLI topology offers a novel design for converting low DC voltages into high-quality threephase AC outputs. The topology consists of three legs indicating the three phases each. All three phases are powered by a common DC voltage source (V_{dc}), as shown as in Fig. 1, with two DC link capacitors (C_1 , C_2) each having a voltage of $0.5V_{dc}$. Each leg of the proposed inverter uses two capacitors, eight active power switches along with 2 diodes.

Power switches S_1 , S_2 , S_3 and S_4 for each leg are labelled according to the leg (please refer to Fig. 1). Similarly, switches $\overline{S_1}$, $\overline{S_2}$, $\overline{S_3}$ and $\overline{S_4}$ are complentary respectively to S_1 , S_2 , S_3 and S_4 . So, if "1" refers to "ON" state of a switch & "0" refers to its "OFF" state, then:

$$\overline{S_{a1}} = 1 - S_{a1} \tag{1}$$

$$\overline{S_{a2}} = 1 - S_{a2} \tag{2}$$

$$\overline{S_{a3}} = 1 - S_{a3} \tag{3}$$

$$\overline{S_{a4}} = 1 - S_{a4} \tag{4}$$




Fig. 1 (a) One leg of the SCMLI proposed in this work (b) The three-phase configuration of the proposed topology.

Capacitors in legs are balanced at a voltage of V_{dc} . The pole voltages (V_{xo}) {where $x \in a, b, c$ }, thus, have seven voltage levels: $\pm 1.5 V_{dc}$, $\pm 0.5 V_{dc}$ and 0. For a given leg 'a', the pole voltage V_{ao} can be expressed as:

$$V_{ao} = V_{dc}[0.5(S_{a1} - S_{a2}) + (S_{a3} - S_{a4})]$$
(5)

Other pole voltages follow similar expressions. Also, the expressions for line voltages would be:

$$V_{ab} = V_{ao} - V_{bo} \tag{6}$$

$$V_{bc} = V_{bo} - V_{co} \tag{7}$$

$$V_{ca} = V_{co} - V_{ao} \tag{8}$$

2.2. Description of switching states for one leg of the proposed SCMLI


In Table 1, the valid switching states for leg 'a' of the inverter shown in Fig. 1 are summarized, wherein "1" and "0" respectively refer to ON and OFF conditions of a given power switch.

States	Switch State				Capacitor State		$V_{ao} = V_{dc}[0.5(S_{a1} - S_{a2}) +$
	S_{al}	S_{a2}	S_{a3}	S_{a4}	C_{al}	C_{a2}	$(S_{a3}$ - $S_{a4})$]
λ_{aI}	1	0	1	0	D	С	$+1.5V_{dc}$
λ_{a2}	0	0	1	0	D	N	$+V_{dc}$
λ_{a3}	0	1	1	0	С	N	$+0.5V_{dc}$
λ_{a4}	0	0	0	0	N	N	0
λ_{a5}	1	0	0	1	N	С	$-0.5V_{dc}$
λ_{a6}	0	0	0	1	N	D	$-V_{dc}$
λ_{a7}	0	1	0	1	С	D	$-1.5V_{dc}$


Table 1. Operating States for leg 'a' of the proposed inverter

Also, in Table 1, letters "C", "D" and "N" are respectively employed to indicate discharging, charging, and 'no-change' states of the capacitors. It must be noted that the working states of the other legs would be similar. These switching states are briefly discussed below.

- State λ_{a1} (V_{ao} =+1.5 V_{dc}): In this state, the switches which are simultaneously turned ON are S_{a1} , S_{a3} , $\overline{S_{a2}}$ and $\overline{S_{a4}}$, thereby synthesizing a pole voltage equal to +1.5 V_{dc} . In this state, the capacitor C_{a2} gets charged through DC link capacitors and the capacitor C_{a1} gets discharged to load as can be seen in Fig. 2(a).
- State λ_{a2} (V_{ao} =+ V_{dc}): When power switches $\overline{S_{a1}}$, $\overline{S_{a2}}$, S_{a3} & $\overline{S_{a4}}$ are simultaneously switched ON, a pole voltage equal to + V_{dc} is synthesized. In this state, the capacitor C_{al} gets discharged to the load and the capacitor C_{a2} is bypassed (i.e. does not undergo any change) as illustrated in Fig. 2(b).
- State λ_{a3} (V_{ao} =+0.5 V_{dc}): For this state, power switches S_{a2} , S_{a3} , $\overline{S_{a1}}$, & $\overline{S_{a4}}$ have been simultaneously switched ON, thereby synthesizing a pole voltage equal to +0.5 V_{dc} . During this state, the switched capacitor C_{a1} is charged through capacitors C_1 and C_2 . Also, during this state, the capacitor C_{a2} is bypassed (i.e. it does not undergo any change) as can be seen in Fig. 2(c).
- State λ_{a4} (V_{ao} =0): On simultaneously turning ON power switches $\overline{S_{a1}}$, $\overline{S_{a2}}$, $\overline{S_{a3}}$ & $\overline{S_{a4}}$, a pole voltage equal to zero is synthesized. In this state, both the capacitors C_{a1} and C_{a2} are bypassed as state shown in Fig. 2(d).
- State λ_{a5} (V_{ao} =-0.5 V_{dc}): On simultaneously turning ON power switches S_{a1} , S_{a4} , $\overline{S_{a2}}$, & $\overline{S_{a3}}$, a pole voltage equal to -0.5 V_{dc} is synthesized. During this switching combination, the capacitor Ca2 gets charged through the capacitors C1 and C2, while the capacitor Ca1 is bypassed, as shown in Fig. 2(e).
- State λ_{ab} (V_{ao} =- V_{dc}): On simultaneously turning ON power switches $\overline{S_{a1}}$, $\overline{S_{a2}}$, $\overline{S_{a3}}$ & S_{a4} , a pole voltage equal to - V_{dc} is synthesized. In this state, the capacitor C_{a2} gets discharged to the load and the capacitor C_{a1} is bypassed, as neutral in this state shown in Fig. 2(f).
- State λ_{a7} (V_{ao} =-1.5 V_{dc}): On simultaneously turning ON power switches $\overline{S_{a1}}$, S_{a4} , $\overline{S_{a3}}$ & S_{a4} , a pole voltage equal to -1.5 V_{dc} is synthesized. For this switching combination, the capacitor C_{a1} gets charged through the capacitors C_1 & C_2 , and capacitor C_{a2} is connected to the load, thereby getting discharged, as shown in Fig. 2(g).



704






Fig. 2 Conduction paths for various switching states pertaining to one leg of the proposed inverter with pole voltage values as: (a) Vao=+1.5Vdc, (b) Vao=+Vdc,(c) Vao=+0.5Vdc,(d) Vao=0,(e) Vao=-0.5Vdc,(f) Vao=-Vdc,(g) Vao=-1.5Vdc

2.3. Peak-inverse-voltage (PIV) of various power switches

For each leg of the inverter proposed in this work, the peak-inverse-voltage (PIV) values for various power switches range from $0.5V_{dc}$ to $2V_{dc}$, with V_{dc} being the input voltage and $3V_{dc}$ being the peak value of the output line voltage. These values are summarized in Table 2.

Table 2. PIVs values of various power switches in one leg of the proposed SCMLI

PIV	Power switches
$0.5 V_{dc}$	$\overline{S_1}, \overline{S_2}$
V_{dc}	$D_1, D_2, S_1, S_2, \overline{S_3}, \overline{S_4}$
$2V_{dc}$	S_3, S_4

2.4. Capacitance calculations

In the proposed inverter, the two DC-link capacitors (viz. C_1 and C_2) are connected directly with the input DC source (essentially acting like voltage divider) and thus, they are maintained at the desired voltage level equal to $0.5V_{dc}$. The switched capacitors C_{a1} and C_{a2} , on the other hand, are to be maintained at a voltage level of V_{dc} each using the switched capacitors principle. These capacitors undergo discharge when they are connected to the load. Such discharge causes ripples in the voltage across these capacitors. Generally, voltage ripples across these capacitors should be within 10% of the voltage at which they are to be balanced. Voltage ripple across a capacitor depends on its capacitance, the discharging current (i.e. the load current) and the duration for which discharging takes place. Now, if the load is of purely resistive nature, then it is considered as the worst case leading to capacitor discharge. As seen from Fig. 2, the switched capacitor C_{a1} undergoes discharge without any in-between charging state when the transitions take place between the pole voltage levels V_{dc} and $1.5V_{dc}$. Similarly, the capacitor C_{a2} undergoes discharge without any in-between charging state when the transitions take place between voltage levels $-V_{dc}$ and $-1.5V_{dc}$ in the pole voltage. Thus, with reference to Fig. 3, the maximum discharge in C_{a1} takes place during the angular span shown therein.




Fig. 3 Waveforms for carrier and reference for the modulation of each leg of the proposed SCMLI

Consequently, if the amplitude modulation index is 'm' and the power frequency in radian per second is $\omega_o=2\pi f_{ref}$, then for a resistive load (R_L), the discharge (ΔQ_{Ca1}) would be derived as:

$$1.5 * m * sin\emptyset = 1 \tag{9}$$

$$\emptyset = \sin^{-1} \frac{2}{3*m} \tag{10}$$

$$\Delta Q_{Ca1} = \int_{\frac{\omega}{\omega_C}}^{\frac{\pi-\phi}{\omega_C}} \frac{1.5*V_{dc}}{R_L} dt \tag{11}$$

Assuming a limit of 10% voltage ripples on the capacitor,

$$100 * \frac{\Delta V_{Ca1}}{V_{dc}} \le 10 \tag{12}$$

$$C_{a1} \ge \frac{1.5}{\omega_0 * R_L} \left\{ \pi - 2 * \sin^{-1} \left(\frac{2}{3 * m} \right) \right\}$$
 (13)

$$C_{a1} = C_{a2} \tag{14}$$

3. Comparison with other topologies

As previously discussed, this inverter's boosting feature allows it to synthesize a high voltage AC waveform from a low voltage input DC. Conventional MLIs (such as diode clamped and flying capacitors topologies) lack this feature. As a result, a fair comparison between the suggested inverter and the conventional four-level MLIs is very challenging. This section still makes an effort to contrast their benefits and differences. In case of designing a motor driver for all topologies of inverter it is seen that the boosting factor of 0.5 is shared by the neutral point clamped and flying capacitors multilevel topologies. Same is the case with the topologies derived from the conventional ones, such as the 'nested neutral point' topology [25], the 'hybrid-clamped' topology [26], and the 'active neutral point clamped' topology [27], [28]. For the topology proposed in this work, the input DC voltage

ISSN: 1001-4055 Vol. 46 No. 04 (2025)

is lower because of its higher boosting factor of 1.5. The three-phase version of the proposed inverter has twenty-four power switches, six diodes and six capacitors, and it produces a seven-level waveform (in the pole voltage), exhibiting a much higher quality output voltage and reduced dv/dt stress than the four-level output inverters.

A brief comparison can also be made with the SC-based boost inverter discussed in [29]. To obtain the appropriate line voltages, the voltage of the DC for the topology in [29] is higher, and its input DC voltage is also higher as compared to the suggested topology where the input voltage requirement is lower because of its higher boosting capability.

SCMLIs are evaluated mainly by using 'cost-function' (CF) [18,24], expressed as:

$$CF = \left(\frac{N_{IS}}{N_L}\right) * \left\{ N_S + N_D + N_{AD} + N_{GD} + N_C + \left(\frac{\alpha * TSV}{\beta}\right) \right\}$$
(15)

where,

 N_{IS} = number of DC sources used as input for the given SCMLI;

 N_L = number of voltage levels in the waveform of the line voltage;

 N_S = number of controlled power switches (transistors) in the given SCMLI;

 N_D = number of diodes which are in anti-parallel with the main power switches;

 N_{AD} = number of other diodes in the power circuit;

 N_{GD} = number of driving units for the gates of the controlled switches in the given SCMLI;

 N_C = total number of capacitors in the given SCMLI;

TSV = total standing voltage (in terms of the value of the input voltage);

 β = inherent boosting factor (or gain); and

 α = a weightage assigned to the TSV.

It has been determined that the SCMLI topology proposed in this work has a significantly low value of CF (viz. 7.308).

4. Simulation and Experimental Results

The proposed SCMLI has been simulated using MATLAB/Simulink and the simulation results are presented in this section. A description of various parameters used both for simulation and experimentation is given in Table 3.

Table 3. Various parameters pertaining to simulation and experimental studies on the proposed SCMLI

Parameter	Value	Unit
DC Source	100	V
Capacitance $(C_1, C_2, C_{al}, C_{a2})$	12	mF
Power frequency	50	Hz
Carrier frequency (fsw)	10	kHz
Modulation depth (m)	0.95	-
Resistive-Inductive Load (3-	50,	Ω,
∅ star connected)	120	mH

The simulation results for the proposed three-phase SCMLI loaded with star connected balanced load of 50Ω -120 mH are shown in the following figures. In Fig. 4, the three pole voltages, along with the output currents are shown.

In Fig. 5, the line voltages waveforms of the presented topology are shown. In Fig. 6, the voltage waveforms across various power switches of one leg of the designed topology have been shown. The voltage waveforms across C_1 , C_2 , C_{al} , C_{a2} of one leg of the proposed topology are shown in Fig. 7. It is clearly seen that for an input voltage of 100V, the proposed SCMLI can synthesize thirteen levels in the line voltage with a peak value of 300V.




Fig. 4 Waveforms for pole voltages and output currents for the proposed topology




Fig. 5 Waveforms for the line voltages pertaining to the proposed SCMLI




Fig. 6 Voltage waveforms across various power switches of one leg

A laboratory scale set-up of the proposed SCMLI was developed for experimental validation. The set-up uses an input DC voltage of 100V obtained from a regulated power supply of the make of Magna Power. Various parameters used for running the set-up are shown in Table 3. A photograph of this set-up is shown in Fig. 8. In order to obtain the real-time gate pulses, OPAL-RT (OP4510) real-time controller is employed, which has been interfaced with MATLAB/Simulink. Fig. 9 shows the line voltages of legs 'a', 'b', and 'c'. The three output currents are shown in Fig. 10. Fig. 11 represents the voltages across the power switches of one leg of the designed topology. Fig. 12 represents the voltages across the capacitors C_1 , C_2 , C_{a1} , C_{a2} of one leg of the proposed topology. Fig. 13 represents the pole voltage and output current of the leg 'a' of the proposed topology




Fig. 7 Voltage waveforms across the capacitors of one leg of the proposed topology




Fig. 8. Labelled picture of the experimental set-up for the proposed SCMLI




Fig. 9 Output line voltage waveforms of legs 'a', 'b', 'c'




Fig. 10 Output currents for the three legs




Fig. 11 Voltage waveforms across power switches of one leg




Fig. 12. Voltage waveforms across capacitors C_1 , C_2 , C_{al} , and C_{a2} of leg 'a'




Fig. 13. Waveforms for the output pole voltage and current of leg 'a'

ISSN: 1001-4055 Vol. 46 No. 04 (2025)

5. Conclusion

This work presents a new multilevel inverter topology based on switched capacitors, designed to convert low DC voltage from a single source into three-phase stepped-up AC voltages. The topology synthesizes seven levels in each phase, and thirteen levels in the line voltages. The SCMLI's inherent self-balancing capacitors ensure system stability, while its bipolar levels in the pole voltage offer phase- and line redundancies, facilitating comprehensive fault-tolerant operation. These attributes make the proposed SCMLI a promising solution for various applications requiring high-quality AC power generation, such as renewable energy systems.

Conflicts of Interest

The authors declare that there is no conflict of interest regarding the publication of this paper.

Acknowledgments

The authors are grateful to the Staff of "Maharashtra Institute of Technology", Chhatrapati Sambhajinagar, Maharashtra, India, for their constant support in carrying out the research activity. We would also like to express our gratitude towards staff members at "SVPM's College of Engineering", Malegaon BK, Maharashtra, India.

References

- 1. M. A. A. Khan et al., "A robust and efficient 13-level common-ground SCMLI with sextuple voltage gain and fault-tolerant design for sustainable power applications," IEEE Access, vol. 13, pp. 144539–144559, 2025, doi: 10.1109/ACCESS.2025.3598460.
- 2. K. Taissariyeva, M. Karakiliç, K. Mussilimov, and H. Hataş, "A novel single-source 13-level switched-capacitor inverter with triple voltage gain," IEEE Access, vol. 13, pp. 135074–135088, 2025, doi: 10.1109/ACCESS.2025.3594159.
- 3. G. d. O. Assunção, A. Yazdani, and B. Wu, "Scalable bidirectional switched-capacitor multilevel inverter with enhanced voltage gain," IEEE Trans. Power Electron., vol. 40, no. 9, pp. 13931–13940, Sep. 2025, doi: 10.1109/TPEL.2025.3568156.
- 4. K. B. Tawfiq, H. Zeineldin, A. Al-Durra, and E. F. El-Saadany, "A new SVPWM for a hybrid-level three-phase inverter for common mode voltage mitigation," IEEE Trans. Ind. Electron., vol. 72, no. 6, pp. 6072–6087, Jun. 2025, doi: 10.1109/TIE.2024.3497334.
- 5. Y. León-Ruiz, M. González-García, R. Alvarez-Salas, V. Cárdenas, and R.-I. Viera-Diaz, "Fault diagnosis in a photovoltaic grid-tied CHB multilevel inverter based on a hybrid machine learning and signal processing technique," IEEE Access, vol. 12, pp. 128909–128928, 2024, doi: 10.1109/ACCESS.2024.3458909.
- 6. M. S. Ahmed, R. Raushan, and M. W. Ahmad, "An inductorless triple boost 13-level switched capacitor inverter with reduced ripple current," IEEE Trans. Power Electron., vol. 39, no. 8, pp. 9891–9901, Aug. 2024, doi: 10.1109/TPEL.2024.3397317.
- 7. M.-S. Kim, J. Pribadi, and D.-C. Lee, "Six-level hybrid diode-clamped inverter topology and DC-link capacitor voltage balancing control," IEEE Trans. Power Electron., vol. 39, no. 6, pp. 7192–7205, Jun. 2024, doi: 10.1109/TPEL.2024.3378009.
- 8. D. Singh and N. Sandeep, "A 13-level switched-capacitor-based common-ground boosting inverter," IEEE Trans. Circuits Syst. II: Express Briefs, vol. 71, no. 8, pp. 3990–3994, Aug. 2024, doi: 10.1109/TCSII.2024.3374353.
- 9. S. J. Lim, S.-P. Kim, F.-S. Kang, and S.-G. Song, "Reliability analysis based on Markov model, economic feasibility, and efficiency comparison for a cascaded H-bridge multilevel inverter capable of generating 27 levels," IEEE Access, vol. 12, pp. 21530–21542, 2024, doi: 10.1109/ACCESS.2024.3363832.
- 10. K. V. Vasuda, L. K. Johny, and J. Mathew, "Effective DC link utilization of multilevel dual inverter with single

ISSN: 1001-4055 Vol. 46 No. 04 (2025)

source in the maximal distention mode," IEEE Access, vol. 12, pp. 26212–26221, 2024, doi: 10.1109/ACCESS.2024.3362923.

- 11. R. Mohanty et al., "Lower output voltage harmonics with optimum switching angles of single PV-source based reduced switch multilevel inverter using BWO algorithm," IEEE Access, vol. 12, pp. 5054–5065, 2024, doi: 10.1109/ACCESS.2023.3349185.
- 12. S. K. Baksi, R. K. Behera, and U. R. Muduli, "Optimized nine-level switched-capacitor inverter for grid-connected photovoltaic systems," IEEE Trans. Ind. Appl., vol. 60, no. 2, pp. 3284–3296, Mar.–Apr. 2024, doi: 10.1109/TIA.2023.3332059.
- 13. N. Kishore, K. Shukla, and N. Gupta, "A novel three-phase 13-level cascaded hybrid-module based multilevel inverter with level-shifted modified-PWM algorithm," IEEE Trans. Ind. Appl., vol. 60, no. 2, pp. 3263–3272, Mar.–Apr. 2024, doi: 10.1109/TIA.2023.3331665.
- 14. Y. Niazi et al., "A switched-capacitor multi-level inverter with variable voltage gain based on current-fed Dickson voltage multiplier," IEEE Access, vol. 11, pp. 119352–119361, 2023, doi: 10.1109/ACCESS.2023.3327309.
- 15. S. Foti, T. Scimone, A. Oteri, G. Scelba, and A. Testa, "A reduced switch count, self-balanced, 13-level inverter based on a dual T-type configuration," IEEE Trans. Power Electron., vol. 38, no. 9, pp. 11010–11022, Sep. 2023, doi: 10.1109/TPEL.2023.3281679.
- 16. H. Alnuman et al., "A single-source switched-capacitor 13-level high gain inverter with lower switch stress," IEEE Access, vol. 11, pp. 38082–38093, 2023, doi: 10.1109/ACCESS.2023.3266050.
- 17. M. Ali, M. Tayyab, A. Sarwar, and M. Khalid, "A low switch count 13-level switched-capacitor inverter with hexad voltage-boosting for renewable energy integration," IEEE Access, vol. 11, pp. 36300–36308, 2023, doi: 10.1109/ACCESS.2023.3265467.
- 18. I.Sarkar and B. G. Fernandes, "A hybrid symmetric cascaded H-bridge multilevel converter topology," IEEE J. Emerg. Sel. Topics Power Electron., vol. 11, no. 4, pp. 4032–4044, Aug. 2023, doi: 10.1109/JESTPE.2021.3104222.
- 19. S. Islam, M. D. Siddique, A. Iqbal, S. Mekhilef, and M. Al-Hitmi, "A switched capacitor-based 13-level inverter with reduced switch count," IEEE Trans. Ind. Appl., vol. 58, no. 6, pp. 7373–7383, Nov.–Dec. 2022, doi: 10.1109/TIA.2022.3191302.
- 20. S. Islam, M. D. Siddique, A. Iqbal, and S. Mekhilef, "A 9- and 13-level switched-capacitor-based multilevel inverter with enhanced self-balanced capacitor voltage capability," IEEE J. Emerg. Sel. Topics Power Electron., vol. 10, no. 6, pp. 7225–7237, Dec. 2022, doi: 10.1109/JESTPE.2022.3179439.
- 21. K. Jena, C. K. Panigrahi, and K. K. Gupta, "A 6×-voltage-gain 13-level inverter with self-balanced switched-capacitors," CPSS Trans. Power Electron. Appl., vol. 7, no. 1, pp. 94–102, Mar. 2022, doi: 10.24295/CPSSTPEA.2022.00009.
- 22. M. Ali, M. Tariq, A. Sarwar, and B. Alamri, "A 13-, 11-, and 9-level boosted operation of a single-source asymmetrical inverter with hybrid PWM scheme," IEEE Trans. Ind. Electron., vol. 69, no. 12, pp. 12817–12828, Dec. 2022, doi: 10.1109/TIE.2022.3144576.
- 23. M. A. Rezaei et al., "A new hybrid cascaded switched-capacitor reduced switch multilevel inverter for renewable sources and domestic loads," IEEE Access, vol. 10, pp. 14157–14183, 2022, doi: 10.1109/ACCESS.2022.3146256.
- 24. B. Singh, R. Kumar, and P. Kant, "Adjustable speed induction motor drive fed by 13-level cascaded inverter and 54-pulse converter," IEEE Trans. Ind. Appl., vol. 58, no. 1, pp. 890–900, Jan.–Feb. 2022, doi: 10.1109/TIA.2021.3127855.
- 25. Y. Singh, S. Singh, and K. K. Gupta, "Implementation of a multiport power converter for a hybrid renewable

ISSN: 1001-4055 Vol. 46 No. 04 (2025)

energy system," *Electrical Engineering*, vol. 107, no. 9, pp. 11789–11803, Sep. 2025, doi: 10.1007/s00202-025-03122-7.

- 26. M. M. Zaid, H. Ahmad, S. Madanzadeh, and J.-S. Ro, "Symmetric and asymmetric configuration of parallel-switched d-type multilevel inverter," IEEE J. Emerg. Sel. Topics Power Electron., vol. 10, no. 6, pp. 7867–7879, Dec. 2022, doi: 10.1109/JESTPE.2021.3103151.
- 27. P. Bhatnagar, A. K. Singh, K. K. Gupta, and Y. P. Siwakoti, "A switched-capacitors-based 13-level inverter," IEEE Trans. Power Electron., vol. 37, no. 1, pp. 644–658, Jan. 2022, doi: 10.1109/TPEL.2021.3098827.
- 28. V. Anand and V. Singh, "A 13-level switched-capacitor multilevel inverter with single DC source," IEEE J. Emerg. Sel. Topics Power Electron., vol. 10, no. 2, pp. 1575–1586, Apr. 2022, doi: 10.1109/JESTPE.2021.3077604.
- 29. Y. Ye et al., "Self-balanced switched-capacitor thirteen-level inverters with reduced capacitors count," IEEE Trans. Ind. Electron., vol. 69, no. 1, pp. 1070–1076, Jan. 2022, doi: 10.1109/TIE.2021.3050378.